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Abstract
We demonstrate dual-gated p-type field-effect
transistors (FETs) based on few-layer tungsten
diselenide (WSe2) using high work-function plat-
inum source/drain contacts, and a hexagonal boron
nitride top-gate dielectric. A device topology with
contacts underneath the WSe2 results in p-FETs
with ION /IOFF ratios exceeding 107, and contacts
that remain Ohmic down to cryogenic temper-
atures. The output characteristics show current
saturation and gate tunable negative differential
resistance. The devices show intrinsic hole mobil-
ities around 140 cm2/Vs at room temperature, and
approaching 4,000 cm2/Vs at 2 K. Temperature-
dependent transport measurements show a metal-
insulator transition, with an insulating phase at
low densities, and a metallic phase at high densi-
ties. The mobility shows a strong temperature de-
pendence consistent with phonon scattering, and
saturates at low temperatures, possibly limited by
Coulomb scattering, or defects.
The isolation of graphene, and study of its ex-
ceptional properties has triggered an interest in
several other two-dimensional (2D) layered mate-
rials,1 semiconducting transition metal dichalco-
genides (TMDs)2,3 being one of them. In con-
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trast to graphene’s zero band-gap, semiconducting
TMDs have a large (1-2 eV) band-gap, making
them potentially useful for future electronic de-
vices requiring high ION /IOFF ratios. The diverse
variety of semiconducting TMDs such as molyb-
denum disulfide (MoS2),4,5 molybdenum dise-
lenide (MoSe2),6 tungsten disulfide (WS2),7 tung-
sten diselenide (WSe2),8–11 each having its own
thickness dependent electronic band-structure,
provide a wide choice for specific use in opto-
electronics, low-power, and/or high-performance
device applications.5,9,12 In addition, the coupled
spin and valley degrees of freedom, and massive
charge carriers in TMDs result in a wealth of novel
electrical, and optoelectronic phenomena13,14 that
can be exploited for the development of alter-
native device architectures.15,16 To date, MoS2
has received the most attention among all TMD
field-effect transistors (FETs), with the devices
exhibiting n-type conduction.4,5,17–20 It is equally
important to explore p-type TMDs, in order to re-
alize a practical TMD-based post-silicon CMOS
architecture. One TMD that has attracted signif-
icant attention for p-FETs is WSe2, with early
reports of bulk-WSe2 FETs showing hole mobil-
ities approaching 500 cm2/Vs.11 Subsequently,
few-layered WSe2 FETs have also been demon-
strated with high ION /IOFF ratios, and hole mo-
bilities.8,10,21–23 While MoTe2,24 and 2D black
phosphorus25 have also been reported to show p-
type conduction, these materials are less stable in
ambient conditions. The high thermal, and envi-
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ronmental stability, and well-developed materials
science of WSe2 make it very attractive as a chan-
nel material for 2D p-FETs.11
Creating low resistance, Ohmic contacts has
been a major challenge limiting study of the in-
trinsic properties of TMDs. Most metal contacts
to TMDs form Schottky barriers, resulting in large
series resistances which degrade even further at
low temperatures.5,9,10 Considerable research ef-
fort has been put into addressing this problem, us-
ing techniques such as metal work-function tun-
ing,5,9,26 contact annealing,17,18 graphene con-
tacts,21,27,28 electrical double layer (EDL) struc-
tures,21,23,28 and doped source/drain contacts.8
While improving the contacts, these techniques
however have several limitations like (i) pro-
cessing constraints, and instability of low work-
function metals,5,9 (ii) unintentional doping dur-
ing contact annealing,18 (iii) slow response speed
of EDL structures, preventing their use in FETs,23
and (iv) instability of surface charge transfer
dopants in air.8 Whereas graphene contacts re-
sult in efficient electron injection in MoS2,27 the
large band offsets between the Dirac point of
graphene, and the conduction, and valence bands
of WSe2 29 necessitate additional doping of the
graphene for efficient carrier injection.21,28 More-
over, these approaches are primarily directed to-
wards back-gated FET geometries, which are of
limited use in practical circuits. There is a need
to develop top-gated FET structures in order to en-
able independent control of multiple FETs on the
same substrate towards large scale device integra-
tion. Furthermore, an air-stable, low temperature
compatible contact scheme is imperative for a sys-
tematic investigation of the nature of charge trans-
port in WSe2.
In this work, we use high work-function plat-
inum (Pt) as the contact metal for efficient hole
injection into the valence band of WSe2. By us-
ing a device topology with the Pt contacts under-
neath the WSe2, and a pristine hexagonal boron
nitride (hBN) top-gate dielectric, we realize dual-
gated FETs with contacts that are Ohmic down
to cryogenic temperatures. We demonstrate that
this contact scheme is optimized for top-gated FET
operation, with the back-gate serving as an addi-
tional knob to fine-tune the FET characteristics.
Top-gated transfer characteristics show ION /IOFF
ratios exceeding 107, and hole mobilities around
140 cm2/Vs at room temperature in three/four-
layer WSe2. The output characteristics exhibit
current saturation, and a negative differential re-
sistance. Temperature-dependent transport mea-
surements reveal a metal-insulator transition, in-
dicating high device quality. The mobility shows
a strong temperature dependence at high tempera-
tures, indicative of phonon dominated transport in
this regime. At low temperatures, the mobility sat-
urates, approaching up to 4,000 cm2/Vs, possibly
limited by Coulomb scattering, or defects.18,21
Results and discussion
We use exfoliated WSe2 flakes derived from com-
mercially available crystals as the source material
for fabricating the FETs in this work. Three/four-
layer WSe2, and 15-20 nm hBN flakes are iden-
tified using optical contrast, Raman spectroscopy,
and photoluminescence measurements (S1 in Sup-
porting Information). A polymer-coated silicone
stamp30 is used to assemble, and transfer a stack
of hBN/WSe2 on to pre-patterned Cr/Pt electrodes
on a SiO2/Si substrate. Subsequently, a local pal-
ladium (Pd) top-gate is patterned, resulting in a de-
vice structure as shown in Figure 1(a). Optical mi-
crographs during the fabrication process are shown
in Figure 1(b), and described in detail in the Mate-
rials and Methods section.
We chose Pt due to its high work-function (ΦM
∼ 6.0 eV),31 which places its Fermi level below
the valence band edge of WSe2 (χWSe2 + Eg ∼
5.5 eV).29This band alignment is intuitively ex-
pected to result in Ohmic p-type contacts. Choice
of appropriate work-function metals has been suc-
cessfully employed in the past to optimize car-
rier injection in TMD FETs. Low work-function
scandium contacts were found to result in effi-
cient electron injection in MoS2,5 and indium was
used for low-resistance n-type contacts to WSe2.9
However, Fermi level pinning at the metal-TMD
interface has also been found to strongly im-
pact the contacts, resulting in non-trivial behavior
for some metal-TMD combinations.5,9 Further-
more, the metal-TMD interface is highly sensitive
to the processing environment such as, vacuum
conditions in the deposition chamber, deposition
2
rate, metal topography, etc. These variations can
potentially affect the TMD electronic structure,
metal crystallinity, and in turn, the metal work-
function,32 resulting in wide variations in FET
characteristics among reports in literature.5,9,22 By
choosing an inert contact metal like Pt, and by de-
coupling the metal deposition step from creating
the actual metal-TMD contact, we can potentially
eliminate some of these uncertainties. Direct de-
position of Pt on WSe2 as a top-contact is imprac-
tical due to its poor adhesion, whereas, using an
adhesion layer such as chromium reduces the ef-
fective metal work-function at the contact inter-
face. Our strategy of back-contacts circumvents
this problem, since the Pt electrodes can now be
deposited with an appropriate adhesion layer at
the bottom without affecting the top surface work-
function. The transferred WSe2 would contact the
Pt top-layer, whose high work-function would still
be preserved. Finally, the choice of hBN as the
top-gate dielectric is motivated by its ultra-flat sur-
face, which has been shown to reduce extrinsic im-
purity scattering in TMDs.21,27,28
We evaluate the effectiveness of our back-
contact scheme by performing gate-dependent
transport measurements. Figure 1(c) shows the
top-gated transfer characteristics of a WSe2 FET
with an 18 nm hBN top-gate dielectric at differ-
ent values of drain bias (VD), with the back-gate
grounded. The biasing scheme is shown in Fig-
ure 1(a). The top-gate bias (VTG) is applied to
the Pd top-gate, the back-gate bias (VBG) to the
highly-doped Si substrate, and the source termi-
nal (VS) is grounded. Even at a low VD = 1 mV,
the drain current (ID) is found to increase with in-
creasing negative VTG, and an insulating behav-
ior is observed for positive VTG. This indicates
predominant hole transport in the WSe2 for nega-
tive VTG, hereafter referred to as the “p-branch".
For larger VD, however, we observe an increase
of ID even with increasing positive VTG (here-
after called the “n-branch"), symptomatic of emer-
gent electron conduction in this regime. How-
ever, while ID increases proportionally with VD
for the p-branch, the behavior is highly non-linear
for the n-branch. The overall behavior hints
at Ohmic, and Schottky nature of the Pt back-
contacts to the valence, and conduction bands of
WSe2, respectively. Similar ambipolar character-
istics reported for WSe2 FETs with conventional
top-contacts10,21,23,28 confirm that the transferred
WSe2 does indeed form a good electrical contact
with the Pt electrodes. Evidence of clear sub-
threshold, and insulating regimes, along with a
high ION /IOFF ratio over 107 (at VD = 1 V) fur-
ther demonstrate that the integrity of the WSe2 is
maintained during, and after transfer. The intrin-
sic nature of WSe2 is evident from its insulating
state aroundVTG = 0 V, indicating no unintentional
doping from the fabrication process. Negligible
hysteresis in the transfer characteristics signifies
minimal charge trapping, and therefore, clean in-
terfaces in the device. A threshold voltage (VT ) of
-2 V can be extracted for the p-branch from the
linear region of the transfer characteristics. The
quality of the hBN dielectric is manifested in the
top-gate leakage current, which remains close to
the noise floor throughout the measuredVTG range
(S2 in Supporting Information).
The nature of contacts can be further verified
from the low-bias output characteristics that are
shown in Figures 1(d), and (e). The characteris-
tics for the p-branch (Figure 1(d)) show a symmet-
ric, linear dependence of ID on VD for all negative
values of VTG, denoting Ohmic contacts. On the
other hand, the trend for positiveVTG (Figure 1(e))
is highly non-linear, and asymmetric, indicative of
Schottky contacts to the n-branch. It should be
noted that the currents for the p-branch are more
than three orders of magnitude larger than the n-
branch, confirming that Pt is better suited to con-
tact the valence band of WSe2. The high work-
function of Pt results in a large Schottky barrier to
the conduction band which explains the Schottky
nature of contacts to the n-branch. Lower work-
function metals such as indium, silver,9 nickel,10
etc. would be preferable for contacting the n-
branch of WSe2. The integration of back-side
source/drain contacts with a top-gated geometry
ensures unimpeded electrostatic modulation of the
contact, and channel access regions by the top-
gate. By contrast, in top-gated TMD FETs with
top contacts, screening by the source/drain elec-
trodes obstructs modulation of these access re-
gions by the top-gate, and the ensuing large se-
ries resistances severely limit current injection into
the channel, and degrade the FET performance.4,8
Additionally, our device structure with inert metal
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Figure 1: (a) Schematic of a dual-gated WSe2 FET with Pt contacts underneath the WSe2, an hBN top-
gate dielectric, and a Pd top-gate. The biasing scheme is shown in red. (b) Optical micrographs during the
fabrication process show (1) a three/four-layer exfoliated WSe2 flake on SiO2/Si, and (2) pre-patterned Pt
contacts on a separate SiO2/Si substrate. (3) An hBN flake is used to pick-up the WSe2, and is transferred
onto the Pt contacts, followed by (4) patterning of a local Pd top-gate. The scale bars are 10 µm (c)
Transfer characteristics of the FET (L = 6 µm) at different VD, showing p-type conduction at VD as low as
1 mV, and an ION /IOFF ratio > 107 atVD = 1 V. Low-bias output characteristics of the FET at differentVTG
for the (d) p-branch, and (e) n-branch show Ohmic, and Schottky contacts, respectively. The back-gate is
grounded for all measurements.
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electrodes, and dielectrics is robust, and can be
extended to other TMDs, and TMD heterostruc-
tures, where large series resistances are particu-
larly problematic.33
In the following, we focus the discussion on hole
transport in our devices. We use multi-terminal
four-point measurements to extract the intrinsic
hole mobilities, and contact resistances. Fig-
ure 2(a) shows the 2-point conductance (G2pt), and
4-point, intrinsic conductance (G4pt) as a function
of VTG. While G2pt is measured as the conduc-
tance between an adjacent pair of contacts, G4pt is
measured using the voltage drop between the same
two contacts when biasing an outer set of contacts
(S3 in Supporting Information). The field-effect
mobility (µ) is then calculated using
µ =
1
CTG
L
W
dG
dVTG
(1)
where, G is the channel conductance, CTG is the
top-gate capacitance, and W , and L, are the width,
and length of the channel, respectively. For ex-
tracting the 2-point field-effect mobility (µ2pt),
we use G = G2pt , and for the 4-point, intrin-
sic field-effect mobility (µ4pt), we use G = G4pt .
While G2pt has contributions from both the intrin-
sic channel conductance, and contact resistance,
G4pt is a measure of only the intrinsic channel con-
ductance. The specific contact resistance (Rc) can
therefore be determined using
Rc =
L
2
( 1
G2pt
− 1
G4pt
)
(2)
where, Rc is normalized to the contact width, and
has units of kΩ ·µm. For an hBN thickness of 18
nm (dielectric constant of 3.0), which corresponds
to a geometric top-gate capacitance (CTG)18,21 of
150 nF/cm2, L = 6 µm, andW = 12 µm, we extract
µ2pt = 48 cm2/Vs, and µ4pt = 140 cm2/Vs. The
considerably lower value of µ2pt compared to µ4pt
is due to the detrimental effect of Rc on G2pt . Act-
ing as a parasitic series resistance, Rc reduces the
effective drive voltage on the channel, thereby re-
ducing G2pt , and in turn, µ2pt . The extracted µ4pt
of 140 cm2/Vs compares well with prior reports of
intrinsic mobilities in few-layer MoS2,17,18,27 and
WSe2.21,23,28 The hole-density at VTG = -5 V can
be extracted using
p=
CTG|(VTG−VT )|
e
(3)
where, e is the charge of an electron, to be p =
2.8×1012 /cm2. While this value is lower than the
carrier densities attainable by EDL structures,23,28
it is comparable to densities in conventional di-
electric based FETs.21,22
The variation of Rc vs. VTG is plotted in Fig-
ure 2(b). It can be seen that Rc reduces as VTG
becomes more negative, asymptotically approach-
ing ∼ 100 kΩ ·µm at VTG = -5 V. While exhibit-
ing a larger Rc than values for EDL gated WSe2
(∼ 10 kΩ ·µm),21,23 our Pt contacts display supe-
rior low-temperature Ohmic behavior. The strong
dependence of Rc on VTG is consistent with previ-
ous reports of gate-tunable contact barriers at the
metal-TMD interface.18,21,27 Variation of Rc with
gate-bias is not observed in traditional MOSFETs
due to their highly-doped source/drain regions.34
However, if they are undoped, as in typical TMD
FETs, the gate can electrostatically modulate the
contact regions, and in turn, Rc. Whereas the top-
gate can efficiently modulate the contact regions
in our structure, screening by the source/drain
electrodes prevents modulation by the back-gate.
Back-gated FET transfer characteristics are there-
fore severely series resistance limited, as illus-
trated in Figure 2(c). While the overall variation
of G2pt vs. VBG is consistent with hole conduction,
a pronounced saturation is observed for negative
VBG. Similar saturation of the transfer characteris-
tics at large gate-biases has been reported in con-
ventional top-gated FETs with top-contacts.4,8,35
Due to our device geometry, the role played by
the back-gate, which modulates the channel but
not the contact regions, is analogous to the role
played by the top-gate in conventional top-gated
TMD FETs (S4 in Supporting Information). Con-
sequently, when VTG = 0 V, the contact regions are
highly resistive, and inhibit current flow through
the channel, resulting in a low G2pt for all VBG.
As VTG is progressively made more negative, the
contact regions accumulate holes, leading to a de-
crease of Rc, and in turn, an increase of G2pt in the
ON state. The G2pt saturation is due to Rc dom-
inating the total channel resistance. Since Rc can
be modulated much more effectively by VTG, G2pt
in the ON state is highly sensitive to VTG as com-
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Figure 2: (a) Transfer characteristics of a WSe2 FET (L = 6 µm, W = 12 µm) showing variation of G2pt
(dashed lines), and G4pt (solid lines) as a function of VTG, in linear (left, blue) and log (right, red) scales.
The black lines show linear fits to Equation 1, resulting in µ2pt = 48 cm2/Vs, and an intrinsic, µ4pt = 140
cm2/Vs. (b) A plot of the variation of Rc vs. VTG shows Rc reducing withVTG becoming more negative due
to modulation of the channel access, and contact regions by the top-gate. The back-gate is grounded in (a)
and (b). (c) Back-gated transfer characteristics show saturation of G2pt in the ON state, which increases
as VTG becomes more negative.
pared to VBG. Further, the shift in VBG at the onset
of saturation with varying VTG is due to the effect
of dual-gating of the channel. A more negative
VTG accumulates additional holes in the channel,
thereby requiring a more positive VBG to deplete
them. The effect is an increase of VBG at the onset
of saturation as VTG is made more negative. Fi-
nally at VTG = -5 V, the FET remains ON through-
out the measured VBG range. The intrinsic nature
of WSe2 is therefore the primary reason why top-
gated FETs in the conventional top-contact geom-
etry show poor characteristics.8,21 On the other
hand, our structure with back-contacts is better
suited for top-gated operation since it allows for
efficient top-gate modulation of the contact re-
gions.
The back-gate can further also be used to tune
the FET characteristics. Figure 3(a) shows the top-
gated transfer characteristics at different VBG val-
ues. Variation in FET parameters like ON current
(ION), VT , and subthreshold swing (SS) are appar-
ent, and are shown in Figure 3(b). A negative (pos-
itive) VBG increases (reduces) the hole density in
the channel, leading to a VT shift. As a conse-
quence, negative (positive) values of VBG reduce
(increase) the channel resistance, and increase (re-
duce) ION . At negative values of VBG, which in-
crease the channel hole density, the FET turn ON
is limited by the contact regions’ turn ON. The rel-
ative insensitivity of the contacts to VBG makes VT
insensitive toVBG in this regime. Two predominant
regimes are evident in the SS, at∼ 330 mV/dec for
VBG ≤ 10 V, and ∼ 150 mV/dec for VBG > 10 V.
For VBG ≤ 10 V, the channel is accumulated with
excess holes, and the SS is determined by turn ON
of the contact regions. In contrast, forVBG > 10 V,
the channel is populated with electrons, resulting
in a steeper SS of 150 mV/ dec, dictated by dif-
fusion current from the source to drain.34 It is to
be noted that the SS is relatively insensitive to the
carrier concentration in the channel, but depends
only on the polarity of excess carriers induced by
the back-gate.
Figure 3(c) shows the top-gated FET output
characteristics at different values of VBG. First,
there is a clear evidence of current saturation at
large negative VD for all values of VTG < VT , and
VBG. Current saturation is due to channel pinch-off
at the drain, similar to a conventional MOSFET. A
maximum drive current of∼ 5 µA/µm is obtained
at VTG = -5 V for a long-channel device with L =
6 µm, which is comparable to values reported for
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Figure 3: (a) Top-gated transfer characteristics of
the FET at different values of VBG. (b) The vari-
ation of ION (top-panel), VT (middle-panel), and
SS (bottom-panel) can be understood qualitatively
by considering the effect of VBG on the channel.
(c) FET output characteristics show current satura-
tion, and an NDR prior to the onset of saturation.
The NDR magnitude changes withVBG, increasing
forVBG = -40 V, and gets quenched whenVBG = 40
V.
WSe2 p-FETs with chemically doped source/drain
contacts.8 Higher drive currents are possible by
using shorter channel lengths, and thinner top-gate
dielectrics. A second feature is the negative dif-
ferential resistance (NDR) behavior prior to the
onset of current saturation. The NDR behavior
that is commonly observed in bulk III-V FETs
is due to a transferred electron mechanism, often
referred to as the Gunn effect.34 Recent reports
of NDR in MoS2 have also been attributed to a
transferred electron mechanism between satellite
valleys, and/or a self-heating effect.36,37 Our de-
vices, however, also show considerable hysteresis
between the forward and reverse ID-VD sweeps (S5
in Supporting Information). Both the NDR ampli-
tude, and hysteresis are correlated, increasing for
VBG = -40 V, and almost vanishing for VBG = 40
V. The NDR dependence on the VBG value, and
polarity suggests that the vertical carrier distribu-
tion in the WSe2 layer plays a key role. Appli-
cation of VBG changes the position of the charge
centroid in the WSe2, with negative (positive) VBG
shifting the holes closer to (further away from) the
SiO2 substrate. A real space transfer between the
high mobility top layer closer to the hBN, and the
low mobility bottom layer closer to the SiO2 sub-
strate could lead to an NDR behavior. The hys-
teresis dependence on VBG is further suggestive of
hot carrier trapping at the WSe2-SiO2 interface,29
which increases (decreases) when the carriers are
closer to (further away from) the SiO2 substrate. It
is also possible that a transferred electron mecha-
nism could be at play, as evinced by the persistent
NDR in both the forward and reverse sweeps, but
the hysteresis makes it difficult to unambiguously
draw this conclusion.
We now proceed to discuss the temperature de-
pendence of transport in our devices. The Ohmic
nature of the Pt back-contacts is retained down to
2 K, as shown in Figure 4(a). While the ID-VD for
small VTG shows a slight non-linearity, the behav-
ior is more linear for large negativeVTG, where the
channel has a large concentration of holes. This
enables use of a standard low-frequency lock-in
technique (10 nA excitation at 11.27 Hz) to mea-
sure the channel conductivity, G = G4pt×(L/W ),
as a function of temperature (Figure 4(b)). Two
distinct regimes are apparent in the temperature
variation of G; for VTG < -4 V, G increases mono-
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Figure 4: (a) Low-bias output characteristics showing a mostly linear ID-VD behavior, indicating Ohmic
nature of the Pt back-contacts even at 2 K. (b) Variation of G vs. VTG with temperature shows G increasing
with reducing temperature for VTG < -4 V, characteristic of a metallic phase. The inset shows a close-
up of the crossover, at Gc = 39 µS (∼ e2/h). (c) Variation of Rc roughly mirrors G, but with a weaker
temperature dependence at large negative VTG. The back-gate is grounded for all measurements.
tonically with decreasing temperature, and forVTG
> -4 V, G does not follow a monotonic trend.
The crossover between these two regimes, appar-
ent from Figure 4(b), and Supporting Information
S6 suggests a metal-insulator transition (MIT),
consistent with previous observations for a vari-
ety of 2D electron, and hole systems, including
TMDs.17,18,23,28 A close-up of the MIT point in
the inset of Figure 4(b) shows the crossover at a
conductivity Gc = 39 µS ∼ e2/h. Other samples
show Gc in the same range of conductivity, albeit
with slight variations (S6 in Supporting Informa-
tion). To better understand the nature of MIT ob-
served in our samples, we discuss the results using
the theoretical framework developed to explain the
phenomenon in a large set of 2D electron, and hole
systems.38,39
According to the scaling theory of localization,
all non-interacting 2D systems exhibit an insulat-
ing ground state in the limit of zero temperature.40
At high carrier densities, and in samples with re-
duced disorder, the localization length can exceed
the sample size. In this weakly localized state, the
2D system can exhibit an apparent metallic behav-
ior, explained in terms of the temperature depen-
dent screening of fixed charged impurities. For
high sample disorder, or at low carrier densities,
the system becomes strongly localized, and the
temperature dependence of conductivity displays
the expected insulating behavior. This crossover
from a metallic weakly localized regime at high
carrier densities to an insulating strongly localized
regime at low carrier densities has been used to ex-
plain the MIT in 2D semiconductors.17,38 To as-
certain the nature of MIT in our devices, we ex-
amine the following temperature scales: the Fermi
temperature (TF ), the Bloch-Grüneisen tempera-
ture (TBG), and the Dingle temperature (TD) (S7 in
Supporting Information). The temperatures TBG,
and TD define scales associated with phonon scat-
tering, and disorder, respectively. An unambigu-
ous manifestation of a weak localization medi-
ated metallic phase requires TD < TF < TBG at
the crossover point, a condition which rules out
phonon scattering in the metallic phase, and en-
sures that the disorder is sufficiently weak.38 For
the sample of Figure 4, µ4pt = 2,600 cm2/Vs, and
the crossover carrier density (pc) of 5.3×1011/cm2
at 2 K, we obtain TF = 29 K, TBG = 16 K, and TD
= 5.0 K. Since TF > TBG, the temperature depen-
dence of G in the metallic phase can potentially
be affected by phonon scattering in our devices.
We note that in the absence of a more reliable car-
rier density measurement e.g. through Hall effect,
and the uncertainty in VT , the value of pc could
be underestimated. However, a larger pc will only
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increase TF , and TBG, but still maintain the rela-
tion TF > TBG. For acoustic phonon scattering at
T > TBG, G is expected to follow a ∼ T−1 law,
resulting in an apparent metallic behavior.41 The
metallic phase in our devices does not stem solely
from a quantum electronic mechanism.
The insulating phase, on the other hand, for p
< pc, is the expected behavior for a 2D system.
While a strong localization effect at low carrier
densities results in an insulating behavior, an al-
ternate semiclassical percolation model can also
explain this phenomenon.20,39 Density inhomo-
geneities induced by disorder are believed to block
conductive paths in the channel at low carrier den-
sities, leading to an insulating state due to percola-
tion of carriers between the potential fluctuations.
The similar values of Gc = O(e2/h) expected for
both the localization, and percolation mechanisms
make it difficult to choose one to explain the insu-
lating phase in our devices, as is the case for other
2D systems.38 The variation of Rc vs. VTG, as a
function of temperature is shown in Figure 4(c).
The variation of Rc roughly resembles G, with Rc
increasing with reducing temperature for VTG > -
4 V, and varying weakly for large negative VTG.
The weak temperature dependence of Rc when the
channel is populated with holes (VTG < -4 V) is
consistent with prior reports of contact behavior in
MoS2 FETs.18,27
Finally, to determine the scattering mechanisms
limiting hole transport in WSe2, the variation of
µ4pt with temperature in the metallic regime is
shown for three different three/four-layer WSe2
FETs in Figure 5. All three devices show a mod-
est µ4pt of around 140 cm2/Vs at room tempera-
ture, which then increases rapidly with decreasing
temperature. The variation in the high temperature
regime (T > 100 K) follows a power law depen-
dence, µ4pt ∝ T−γ , with varying values of γ (from
∼ 0.8 to 1.2) for the three samples measured.
Acoustic phonon scattering is expected to result
in γ = 1, whereas γ > 1 is a signature of optical
phonon scattering being the dominant scattering
mechanism.41 The values of γ closer to 1 in our de-
vices suggest that acoustic phonon scattering is the
mobility limiting factor.42 Lowering of γ below 1
has been attributed to homopolar phonon quench-
ing by the top-gate dielectric, and/or the collective
effect of multiple scattering mechanisms.17,43 At
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Figure 5: Temperature dependence of µ4pt for
three different WSe2 devices. For T > 100 K,
µ4pt follows a power law trend, ∝ T−γ , with the
γ values for the three devices shown in the inset
table. At low-temperatures, µ4pt saturates to µmax
∼ 4,000 cm2/Vs, limited by Coulomb scattering
and/or defects in the WSe2. The inset shows vari-
ation of Tc with µmax.
low-temperatures, µ4pt saturates to an upper limit
(µmax), likely limited by Coulomb scattering, or
defects.41,44 A critical temperature (Tc) can be de-
fined at the crossover of the two regimes of tem-
perature dependence of µ4pt . There is a consid-
erable variability in µmax between samples (µmax
∼ 800 cm2/Vs to 4,000 cm2/Vs), which varies in-
versely with Tc (∼ 40 K to 7 K), as shown in the
inset of Figure 5. The value of Tc can be an indica-
tor of sample quality, with cleaner samples transi-
tioning to a Coulomb scattering dominated trans-
port regime at lower temperatures.44 We also note
that µmax does not seem to depend on γ . We at-
tribute the high values of µmax in our devices to the
cleaner top hBN-WSe2 interface, where the holes
reside at negative VTG values. The hole mobilities
in our devices compare very well with recent re-
ports of electron mobilities in hBN encapsulated
WSe2,45 underlining the high material quality of
WSe2.
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Conclusion
To summarize, we successfully used high work-
function Pt electrodes to contact the valence band
of WSe2. Our structure with back-contacts, and
an hBN top-gate dielectric provides a device de-
sign for optimized top-gated operation, resulting
in stable Ohmic p-type contacts without the need
for any additional doping of the channel access re-
gions. We observed saturating output character-
istics, with signature of a back-gate tunable neg-
ative differential resistance. The Ohmic Pt con-
tacts down to cryogenic temperatures enabled us
to perform temperature dependent transport mea-
surements which revealed a metal-insulator transi-
tion. The temperature dependence of mobility in-
dicated a phonon dominated scattering mechanism
at high-temperatures, with a crossover to Coulomb
scattering at low-temperatures. Our findings high-
light the significance of Pt as a p-type contact for
WSe2 in order to study its intrinsic electrical prop-
erties. Moreover, the combination of our back-
contact geometry, and an hBN top-gate dielectric
provide a viable platform to explore the transport
properties of other 2D materials, and their het-
erostructures.
Materials and Methods
Device Fabrication
The FETs are fabricated using commercially avail-
able sources of WSe2 crystals (HQ Graphene, and
nanoScience Instruments). Both source materi-
als result in devices with very similar character-
istics. Individual flakes of WSe2, and hBN are
exfoliated onto 300 nm SiO2/Si substrates, and
three/four-layer WSe2, and 15-20 nm hBN flakes
are identified using optical contrast, Raman, and
photoluminescence measurements. On a separate
substrate, thin Cr/Pt (2 nm/8 nm) electrodes are
patterned using a combination of e-beam lithog-
raphy (EBL), e-beam metal evaporation (EBME),
and lift-off. Using a silicone stamp spin-coated
with a heat-release polymer,30 we first “pick-up"
the hBN flake. A custom-built micromanipulator-
microscope setup is then used to align, and “pick-
up" the WSe2 using the hBN, resulting in an
hBN/WSe2 stack supported on the polymer. This
stack is then aligned, and stamped on to the pre-
patterned Cr/Pt electrodes, after which the poly-
mer is washed away in acetone. This leaves the
hBN/WSe2 stack on the Cr/Pt electrodes. A 3 h
200◦C forming gas (1 Torr) anneal is performed
to clean any remaining polymer residues. A lo-
cal Pd top-gate (30 nm) is then patterned using
EBL, EBME, and lift-off. Finally, thick Cr/Au (10
nm/80 nm) contact pads are patterned for electrical
probing.
Electrical Characterization
Room temperature electrical measurements are
done in ambient conditions, on a Cascade Sum-
mit probe station using an Agilent B1500A DC
parameter analyzer. Temperature dependent mea-
surements are done in a PPMS EverCool II Helium
refrigerator. An Agilent B1500A is used for DC
measurements, and an SR830 lock-in amplifier is
used for the low-frequency lock-in measurements.
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Supporting Information Available
S1: Raman and photoluminescence characteris-
tics, S2: Transfer characteristics and top-gate leak-
age, S3: 2-point and 4-point measurement scheme,
S4: Top-contacts vs back-contacts, S5: Hysteresis
in output characteristics, S6: Metal-insulator tran-
sition, S7: Temperature scales for MIT.
Supporting Information
S1: Raman and photolumines-
cence characteristics
Figure S1 shows the Raman and photolumines-
cence (PL) spectra of a typical three/four-layer ex-
foliated WSe2 flake, measured using a 532 nm
laser excitation. The sharp Raman peaks shown
in Figure S1(a) reflect the good material quality
of the flakes used in this work. The full width at
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Figure S1: (a) Raman spectrum of a typical exfoliated three/four-layer WSe2 flake, with the peaks labeled.
(b) The PL spectrum shows two peaks arising from the direct, and indirect transitions.
half maximum for the A1g peak is < 3 cm−1 indi-
cating high in-plane crystallinity.46 This is further
corroborated by the PL spectrum shown in Fig-
ure S1(b). The two distinct peaks correspond to
the direct bap transition at 1.62 eV, and the indi-
rect gap transition at 1.46 eV.29
S2: Transfer characteristics and
top-gate leakage
Figure S2(a) shows the top-gated transfer charac-
teristics of the FET plotted on a linear scale. A
threshold voltage (VT ) ∼ -2 V can be extracted by
extrapolating the linear region to the top-gate volt-
age (VTG) axis. The top-gate leakage is shown in
Figure S2(b), which stays at the noise-floor of the
measurement setup throughout the range of VTG
probed.
S3: 2-point and 4-point measure-
ment scheme
Figure S3 shows the biasing scheme used for mea-
surement of the 2-point conductance (G2pt), and
intrinsic, 4-point conductance (G4pt). For measur-
ing G2pt , a pair of adjacent contacts are used as
the source and drain, and G2pt = ID/VD. To mea-
sure G4pt between the same two contacts, an outer
pair of contacts are chosen as the source and drain.
The voltage drop between the original pair of con-
tacts (V1-V2) is then measured with a current (ID)
flowing through the outer pair of contacts. Now,
G4pt = ID/(V1-V2).
S4: Top-contacts vs back-
contacts
Figures S4(a), and (b) show the schematics of our
FET structure with back-contacts, and a conven-
tional FET with top-contacts, respectively. The
field lines from the top-gate are represented by
white arrows, and the field lines from the back-
gate by black arrows. In Figure S4(a), the top-gate
is able to modulate the channel, the contact re-
gions, and the channel access regions. Field lines
from the back-gate, however, are screened out by
the Pt back-contacts (shown by red crosses). Back-
gated transfer characteristics are therefore severely
contact resistance dominated. In contrast, for a
conventional top-contact geometry (Figure S4(b)),
the top-gate is unable to modulate the contact re-
gions due to screening by the top-contact elec-
trodes. Consequently, the top-gated transfer char-
acteristics display a similar series resistance lim-
ited behavior.4,8,47 Placing contacts underneath
the flake optimizes our structure for top-gated op-
eration.
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S5: Hysteresis in output charac-
teristics
Figure S5 shows the forward and reverse sweeps of
the FET output characteristics at different values
of VBG. A negative differential resistance (NDR),
and a corresponding hysteresis near the NDR re-
gion are apparent. The hysteresis is negligible
both for low VD, and large negative VD. Both the
NDR, and hysteresis increase (decrease) for nega-
tive (positive) VBG, suggestive of hot carrier trap-
ping at the WSe2-SiO2 interface.29 It is to be noted
that negligible carrier trapping at low VD indicates
clean interfaces for low energy holes. Only hot
holes generated at a sufficiently large negative VD
can overcome the potential barrier to enter a trap
state.
S6: Metal-insulator transition
Figure S6 shows temperature dependence of G for
two other representative devices. The data for
the device in Figure S6(a) shows a broad MIT
crossover in the range of Gc ∼ e2/h—2e2/h. A
clear insulating state is observed for VTG > -2.5 V.
The device in Figure S6(b) shows a crossover point
developing at VTG = -7 V, at Gc ∼ 2e2/h, similar
to a prior report on monolayer WSe2.23 The oscil-
latory behavior of G at low-temperatures is indica-
tive of disorder, and charge puddles which cause
mesoscopic fluctuations with varying VTG.48
S7: Temperature scales for MIT
Figure S7 shows the MIT crossover for two WSe2
devices, with the crossover voltage (VC), and VT
marked. The carrier density at crossover (pc) can
then be calculated using pc =CTG|(VC−VT )|/e,
where e is the electron charge. Three different
temperature scales can then be defined according
to ref.38 as - the electron temperature scale de-
fined by the Fermi temperature (TF ), the phonon
temperature scale defined by the Bloch-Grüneisen
temperature (TBG), and the disorder temperature
scale defined by the Dingle temperature (TD), as
follows:
kBTF = EF =
h¯2k2F
2m
=
h¯2pi pc
m
(S1)
kBTBG = 2h¯kFvph = 2h¯vph
√
2pi pc (S2)
kBTD = Γ=
h¯
2
( e
mµ
)
(S3)
Here, EF is the Fermi energy, kF =
√
2pi pc is
the Fermi wave vector, m is the carrier effective
mass, vph is the phonon velocity, Γ is the impurity-
scattering induced level broadening, and µ is the
carrier mobility. We assume a spin-degeneracy of
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2, and a valley degeneracy of 1 for relating kF and
pc, m= 0.5me, where me is the free electron mass,
and vph = 6×103 m/s is the phonon velocity.41,49
kB is the Boltzmann constant, and h¯ is the reduced
Planck constant.
For the device in Figure S7(a), pc =
5.3×1011/cm2, and µ4pt = 2,600 cm2/Vs at 2 K.
We therefore calculate TF = 29 K, TBG = 16 K, and
TD = 5.0 K at the crossover point.
For the device in Figure S7(b), with pc =
1.1×1012/cm2, and µ4pt = 800 cm2/Vs at 10 K,
we calculate TF = 62 K, TBG = 24 K, and TD = 17
K. We find TF > TBG even for this device, indicat-
ing a phonon scattering effect to be the cause of
the metallic behavior.
It is to be noted that given the lack of Hall mea-
surements, and the uncertainty in VT , the value of
pc used for calculating TF , and TBG could be un-
derestimated. However, even when considering
the extreme case of VT = 0 V for the device in Fig-
ure S7(a), we obtain pc = 3.7×1012/cm2, which in-
creases TF , and TBG to TF = 200 K, and TBG = 42 K.
Since TD depends only on the mobility, it remains
unchanged. The relation TF > TBG is maintained
even in this case.
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